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Comparison of Parallelization Strategies for Min-Sum Decoding of
Irregular LDPC Codes
Hua Xu , Wei Wan, Wei Wang, Jun Wang, Jiadong Yang, and Yun Wen
Abstract: Low-Density Parity-Check (LDPC) codes are powerful error correcting codes. LDPC decoders have been
implemented as efficient error correction codes on dedicated VLSI hardware architectures in recent years. This
paper describes two strategies to parallelize min-sum decoding of irregular LDPC codes. The first implements
min-sum LDPC decoders on multicore platforms using OpenMP, while the other uses the Compute Unified Device
Architecture (CUDA) to parallelize LDPC decoding on Graphics Processing Units (GPUs). Empirical studies on
data with various scales show that the performance of these decoding processes is improved by these parallel
strategies and the GPUs provide more efficient, fast implementation decoder.
Key words: Low-Density Parity-Check (LDPC) codes; multicore; OpenMP; Graphic Processor Unit (GPU); Compute
Unified Device Architecture (CUDA)
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Introduction

With the development of advanced computer hardware
technologies, multicore architectures are offering
powerful computing platforms for different highperformance computation applications in many fields.
There are many parallelization methods for multicore
platforms, such as OpenMP[1] , multithreading, and
MPI. In recent years, Graphic Processing Units (GPUs)
have also developed very rapidly. Parallel GPUs have
begun making computational inroads against the CPU
and GPGPUs[2] with general-purpose computing on
GPUs in fields as diverse as scientific image processing,
linear algebra, and 3-D reconstruction. Today, more and
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more applications in many fields have been developed
for these multicore platforms because these platforms
provide tremendous processing power. LDPC decoding
is just one of these fields.
Low-Density Parity-Check (LDPC) codes were first
proposed by Gallager[3] in 1963 and rediscovered by
MacKay and Neal[4] in 1996. LDPC codes are excellent
error correcting codes with good performance close to
the Shannon limit[5] . Currently, LDPC decoders are
implemented by high speed low-complexity hardware,
because LDPC codes can be processed with fully
parallel operation[6] . LDPC codes also have good
flexibility and a low error floor[7, 8] . LDPC codes have
been widely used in error control coding in recent
years. Due to their outstanding performance and great
potential, LDPC codes have been used in emerging
standards for digital communication and storage
applications, such as the DVB-S2 standard, Chinese
Digital Terrestrial/Television Multimedia Broadcasting
(DTMB), WiMAX (802.16e), Wifi (802.11n), and
10 Gbit Ethernet (802.3an).
There are many algorithms for LDPC decoding for
different bit-error rates and system complexities, such
as Majority-Logic (MLG) decoding[9] , Bit-Flopping
(BF)[10, 11] decoding, Iterative Decoding based on Belief
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Propagation (IDBP)[12, 13] (also called the Sum-Product
Algorithm (SPA) or message passing[14] ), and the MinSum Algorithm (MSA)[15] . Among these algorithms,
SPA has excellent error correction performance, but is
a little complex. Although, the MSA error performance
in general is a few tenths of a decibel lower than that of
SPA, it is much simpler to implement.
MSA LDPC decoding is computationally intensive.
To achieve real-time processing, VLSI hardware
processors are used. Howland and Blanksby[16]
described a VLSI fully parallel architecture
that achieves LDPC decoding with excellent
throughput.
Shimizu et al.[17] implemented a
parallel LDPC decoder on an Field-Programmable
Gate Array (FPGA) and simulated its decoding
performance. However, hardware solutions are neither
flexible nor scalable. Decoding different codes
usually requires complete change of the hardware
architecture and many resources requiring long
and expensive development program. Thus, general
PC platforms are now being considered for LDPC
decoding. Falcão et al.[18-20] developed various LDPC
decoders on various multicore processors, such as
off-the-shelf general-purpose x86 processors, GPUs,
and the CELL Broadband Engine (CELL/B.E.). Their
decoders achieve LDPC decoding with excellent
throughput. Wang et al.[21] also implemented a parallel
algorithm for LDPC decoding using the Compute
Unified Device Architecture (CUDA).
This study evaluated whether LDPC decoders
can be implemented on general-purpose multicore
architectures using two efficient parallel MSAs for
LDPC decoding. One uses OpenMP to implement
the parallel MSA on x86 general-purpose multicores,
while the other implement decoding LDPC codes on
GPUs using the NVIDIA CUDA programming model.
Evaluated parallel approaches are using six matrices of
different sizes on different platforms. The results show
that the parallel GPU approach runs significantly faster
than on the x86 general-purpose multicore platform.
The main contribution of this paper is a comparison
of various parallelization strategies for LDPC decoding
with an efficient programmable solution.

2

(CNs) and Bit-Nodes (BNs). M is equal to N K. If
c is a valid codeword, then HcT D 0. The code rate
is computed as R D K=N . The weight of a column
is defined as the number of times 1 appearing in the
column, and the weight of a row is the number of times
1 appearing in the row. Regular LDPC codes have both
equal column weights and equal row weights, while
irregular LDPC codes do not. Irregular LDPC codes can
be represented by their degree distribution as .x/ D
P max
Pdvmax
j 1
j x j 1 , where j
and .x/ D jdcD1
j D1 j x
represents the columns with weight j as a proportion
of all columns and j represents the proportion of rows
with weight j , dvmax represents the maximum column
weight and dcmax represents the maximum row weight.
These two equations specify the degree distribution of
bit nodes and check nodes in irregular LDPC codes. A
Tanner graph[22] is an intuitive way to represent LDPC
codes. It is formed by bit-nodes and check-nodes and
linked by bidirectional edges. Each row of the parity
check matrix is a check node in the corresponding
Tanner graph and each column of the parity check
matrix is a bit node. Figure 1 is an example of a Tanner
graph of a 4  8 matrix.
QC-LDPC codes[23, 24] have lower implementation
complexities for both encoding and decoding compared
with random LDPC codes. They can be efficiently
encoded using simple feedback-shift registers with low
complexity due to their special structure. Well-designed
QC-LDPC codes can be as good as computer-generated
regular or irregular random LDPC codes, in terms
of bit-error performance, word-error performance, and
error floor. A QC-LDPC code with index t is made
up of many t  t square blocks, including allzero matrices and circulant permutation matrices. A
circulant permutation matrix with parameter s is
generated by shifting an identify matrix to the right
s times. In other words, this is a square matrix
where each row is obtained by cyclic right-shifts of
the previous row. Equation (1) shows an example of
a circulant permutation matrix A with t D 6 and
s D 2. A QC-LDPC code can be represented by

LDPC Decoding Algorithm

LDPC codes are linear .N; K/ block codes. They can
be defined by an M  N sparse parity check matrix H,
where M and N represent the numbers of Check-Nodes

Fig. 1

Tanner graph example.
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row sets of parameters s and t . The parity check
matrix H of a QC-LDPC code shown in Eq. (2) is
made up of a series of t  t matrices, named T. The
subscripts of T indicate the position of the block in
matrix H, and the value of T denotes the character
of the block. If jTj D 1, the matrix is an all-zero
matrix; otherwise, it is an identify matrix shifting t
times. The value of jTj depends on the actual need in
different applications. These characters of the matrix of
a QC-LDPC code facilitate hardware implementation of
decoders. Therefore, QC-LDPC codes are widely used,
such as in the Chinese DTMB[25] .
1
0
0 0 1 0 0 0
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C
B
B 0 0 0 0 1 0 C
C
B
(1)
ADB
C
B 0 0 0 0 0 1 C
C
B
@ 1 0 0 0 0 0 A
0 1 0 0 0 0
0
1
A0;0
A0;1
 
A0;n 1
B A
A1;1
 
A1;n 1 C
1;0
B
C
B
C
B A2;0
A2;1
 
A2;n 1 C
B
C
::
::
::
HDB
C
::
:
B
C
:
:
:
B
C
:
:
:
B
C
::
::
::
::
:
@
A
Am 1;0 Am 1;1       Am 1;n 1
(2)
Figures 2 and 3 show a model of the DTMB
transmitter[26] and receiver[27] . The DTMB takes
advantages of the latest technical breakthroughs, such
as LDPC coding for better error correction capability,
a long time interleaver to reduce impulsive noise, and
spread spectrum protection of the system information.
The input data is firstly scrambled. Then the system

Fig. 2

Fig. 3
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uses a Forward Error Correction (FEC) code, which is a
concatenation of a BCH outer code and an LDPC inner
code. After that, the output binary sequence is mapped
to M-QAM symbols before convolutional interleaving.
Some system information is added to transmit necessary
terrestrial encoding and modulation information before
the frame body and the frame head are combined
into the signal frame. The “frame body processing”
module applies an Inverse Fast Fourier Transform
(IFFT) to the frame body for multi-carrier modulation,
with no changes of the frame body for single-carrier
modulation. Finally, the baseband processing and the
up-conversion are completed. At the receiver side, as
shown in Fig. 3, the channel state information obtained
via the synchronization and channel estimation is used
to equalize the frame body which is then processed by
the corresponding inverse operations of the transmitter.
LDPC provides superior error correction capability
for better sensitivity especially at higher code rates.
Therefore, DTMB provides widely larger coverage or
better availability. More detailed information can be
found in Ref. [26]. FEC decoding, as depicted in Fig. 3,
consists of BCH decoding and LDPC decoding. This
paper focuses on LDPC decoding steps.
LDPC decoding is based on the belief propagation of
messages between connected nodes. It makes intensive
computations to run the decoding algorithm. SPA is an
efficient LDPC decoding algorithm which has excellent
error correction performance, but quite complex.
MSA approximates the calculation at the check nodes
with a simple minimum operation which reduces
the complexity compared to SPA. This balances the
complexity and error correction performance and has
been widely applied[28] . This algorithm can iteratively

DTMB transmitter system.

DTMB receiver system.
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decode the LDPC codes. Suppose an LDPC code is
applied to an AWGN channel with noise having zero
mean and variance of  2 . Assume the signal is BPSK
modulated with unit energy. The y D .y1 ; y2 ;    ; yn /
is the soft input information from the channel and D D
.D1 ; D2 ;    ; Dn / is the algorithm decoding result. The
MSA is depicted as Algorithm 1.
Each iteration is mainly described by horizontal and
vertical intensive processing blocks. In the horizontal
processing, the algorithm updates the message from
each check node to each bit node, while the vertical
processing does the converse. Equation (3) in Algorithm
1 defines the horizontal processing that updates the
message from each CNm to BNn . For each iteration,
Rmn values are updated according to Eq. (3). Similarly,
Eq. (4) defines the vertical processing that computes
messages sent from BNn to CNm . In this case, Qmn
values hold the updated information from Eq. (4).
At the end of each iteration, the algorithm performs
tentative decoding, which is indicated by Eq. (5). The
iterative procedure is stopped if the decoded word
D verifies all the parity check equations of the code

HDT D 0 or i reaches the maximum number of
iterations.
A loop-carried dependency is the dependence of
a loop iteration on the output of one or more
previous iterations, which means computations in a
given iteration of a loop cannot be completed without
knowing the values calculated in earlier iterations.
Loop-carried dependencies prevent parallelization of
the loops. Horizontal and vertical processings in
Algorithm 1 represent the most intensive processing
steps in MSA. Both blocks are based on nested loops
and each loop updates different data. Thus there is
no loop-carried dependencies, so they can each be
processed in parallel in a high performance code
specific computing engine or in a highly parallel
programmable device. Currently, most LDPC decoders
are implemented on VLSI because VLSI-based
decoding methods can provide real-time operations.
Since these two processing steps can be executed
in parallel, the LDPC decoders developed here on
multicore platforms use OpenMP on GPU and CUDA.

Algorithm 1 MSA
1 Initialization:
2yn
2 Pn D
I Qmn D Pn I i D 0I
2
3 repeat
4
fHorizontal processing:g
5
for each node pair (BNn ,CNm ), corresponding to Hmn D
1 in the parity check matrix H of the code do

As described in the previous section, the parallel MSA
for LDPC decoding can be implemented on multicore
architectures in two ways. This section introduces
the data structures used to represent the H matrix.
Then, the parallelization approach is given for the
LDPC decoder for processing on general-purpose x86
architectures using OpenMP. Finally, a multithreadingbased approach is given for GPUs using CUDA.

6

Rmn D .

Y

sgn.Qmn //

n0 2N.m/nn

min

n0 2N.m/nn

.abs.Qmn //I

3.1
(3)

7
8
9

end for
fVertical processing:g
for each node pair (BNn ,CNm ), corresponding to Hmn D
1 in the parity check matrix H of the code do

10

Qmn D Pn C

X

Rm0 n I

(4)

m0 2M.n/nm

11
12
13

end for
fTentative decoding:g
for each bit Dn in the decoding result D do

14

Qn D Pn C

X

Rm0 n I

m0 2M.n/

if Qn > 1 then Dn D 1; else Dn D 0:
end for
i
i C 1;
17 until (H D T D 0 _ i > Max number of iterations)
15
16

3

(5)

Parallel MSA LDPC Decoding

Data structures

The parallel MSA was special data structures to
represent the H matrix of an LDPC code. The edges
of the Tanner graph defined by the H matrix depict the
bidirectional flow of messages exchanged between bit
nodes and check nodes. Two separate two-dimensional
arrays are used to represent the H matrix. One array
represents the check nodes for horizontal processing,
where the another array represents the bit nodes
for vertical processing. Figure 4 describes the data
structures representing the Tanner graph in Fig. 1,
which is an irregular LDPC code. The present solution
can be applied not only to regular LDPC codes but also
irregular LDPC codes, so the data structures are suitable
for representing both of them. Some values in the twodimensional arrays in Fig. 4 are null because these
arrays represent an irregular LDPC code, which has
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Fig. 4

Data structures representing the Tanner graph in Fig. 1.

different column weights and row weights. The most
important data for parallelization is the information to
each edge. The edges in a Tanner graph are represented
by a linear array, where each element is made of
a special edge structure. This special edge structure
contains information about the bit node, check node,
Rmn and Qmn related to each edge. Rmn and
Qmn are the intermediate results in the horizontal
and vertical processing steps. These structures allow
parallel execution because there are no loop-carried
dependencies in the horizontal and vertical processing,
and the related data is grouped into consecutive memory
locations.
3.2
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Parallel MSA on multiple cores using OpenMP

OpenMP[1] is a multi-threading implementation that
allows the compiler to generate code for task and
data parallelism that is implemented through compiler
directives that instruct segments of code to be run as
parallel threads. In this method, the master thread forks
a specified number of slave threads and divides the
task among them. After execution of the parallelized
codes, the threads join back into the master thread,
which continues onward to the end of the program.
Each thread executes the parallelized section of code
independently by default. The runtime environment
allocates threads to processors according to the usage,
machine load, and other factors. OpenMP provides
an effective straightforward approach for programming
general-purpose x86 multicores. More information
about OpenMP can be found at openmp.org.
The most costly loops can be identified when
parallelizing an application using OpenMP. If there are
no loop-carried dependencies in the loop iterations,
these iterations can be parallelized via the #pragma
omp parallel for directive. In MSA, the horizontal
and vertical processings represent the most intensive

processing steps. However, each loop updates different
data. Then, both are nested loops that are independent,
they can be parallelized. Figure 5 shows how the
parallel MSA is executed on general-purpose x86
multicore machine using OpenMP. An iterative cyclical
process is executed after a series of preprocessing steps.
Each loop contains horizontal processing, vertical
processing, and tentative decoding. At the end, the
results are output from the system.
Horizontal processing and vertical processing are
performed in parallel using OpenMP as depicted in
Algorithm 2. The horizontal and vertical steps are
both sequential. The horizontal processing is done
first and then the vertical processing. In the decoding
process, the two steps are divided and executed in
parallel on different cores. This approach uses the
#pragma omp parallel for directive to first parallelize
the horizontal step and then the vertical step. Only

Fig. 5

Parallel MSA on multicores using OpenMP.

Algorithm 2 Parallel MSA on multiple cores using OpenMP
1 Initialization: : : :
2 repeat
3
#pragma omp parallel for
4
fHorizontal processing:g
5
:::
6
#pragma omp parallel for
7
fVertical Processing:g
8
:::
9
#pragma omp parallel for
10
fTentative decoding:g
11
:::
12
i
i C 1;
13 until (HDT D 0 _ i > Max number of iterations)
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one codeword is decoded at a time. Although multiple
codeword decoding was used early, it is not convenient
for calculating the average decoding time for each
codeword and can be implemented on the GPU.
The speedup can then not be calculated so multiple
codeword decoding is not used here. Each loop in the
algorithm processes one edge by reading data from the
two-dimensional arrays and the edge information array,
calculates the results, and writes Rmn and Qmn back
to the edge information array. Different loops write
different data and each loop does not need to read data
from the other loops’ results. Only one codeword is
decoded at a time. For multiple codeword decoding,
both the #pragma omp parallel section directive and
the #pragma omp parallel for directive can be used
to launch several decoders in parallel on multicore
platforms since the different cores need not to share
any data. However, a GPU using CUDA can not launch
multiple decoders.
3.3

Parallel MSA on GPU using CUDA

GPUs are powerful tools for parallel computing. In
recent years, intensive efforts have focused on how to
use GPUs for general-purpose computing (GPGPUs).
NVIDIA introduced CUDA[29, 30] to enable GPUs
to solve complex computing problems. CUDA is a
parallel programming model and software environment
designed for GPUs that has a easy learning curve
for programmers familiar with standard programming
languages such as the C language. CUDA is a
streaming computing platform where geometry, pixel,
and vertex programs share common Stream Processors
(SP). The compiler, the software development kit,
the architecture documentation, and the language
extensions are available on the NVIDIA website.
GPUs are specialized for highly parallel computation,
so the CUDA parallel computing model operates with
tens of thousands of lightweight threads grouped into
thread blocks. These threads must execute the same
function on different data. The function that contains
the computations and runs in parallel with a large

Fig. 6

amount of instances is called the kernel. Using a small
number of threads or a small number of blocks to
execute a kernel would be very inefficient. This paper
elaborate how to develop the MSA on GPUs using
CUDA (Fig. 6).
The parallel algorithm implemented on the GPU
described in Algorithm 3 is just like the algorithm
implemented on a CPU. The <<<    >>> .   /
syntax in Algorithm 3 is a special syntax used in
the CUDA model introduced by NVIDIA. GPUs
are designed for highly parallel computations with
tens of thousands of lightweight threads grouped
into thread blocks. For example, in the expression
HorizontalProcessing<<<grids 1, threads 1>>> (p1 ;
   , pn /, grids 1 represents the number of blocks,
threads 1 represents the number of threads in each
block, and p1 ;    ; pn are the parameters. So there are
a total of grids 1  threads 1 threads executing the same
function with different data. In this study, the parallel
algorithm implemented on the GPU is a straightforward
implementation just like the algorithm implemented on
a CPU. Each processor performs the same task in the
horizontal and vertical steps of the MSA, on different
pieces of distributed data, which means that each thread
Algorithm 3
Parallel MSA on GPUs using CUDA
1 Initialization: : : :
2 copy the data from host memory to global memory in the
GPU;
3 repeat
4
Initialize grids1, threads1 for Horizontal Processing;
5
HorizontalProcessing<<<grids1;threads1>>>
.p1 ; : : : ; pn /;
6
Initialize grids2, threads2 for Vertical Processing;
7
VerticalProcessing<<<grids2;threads2>>>
.p1 ; : : : ; pn /;
8
Initialize grids3, threads3 for Tentative decoding;
9
TentativeDecoding<<<grids3;threads3>>>
.p1 ; : : : ; pn /;
10
i
i C1
11 until (HDT D 0 _ i > Max number of iterations)
12 copy the data from global memory back to host memory;

Parallel MSA on GPUs using CUDA.
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executes the same instructions; therefore, Data-Level
Parallelism (DLP, also known as loop-level parallelism)
is used with the GPU. A thread-per-edge approach
is used in both the horizontal step and the vertical
step of the algorithm, the information is exchanged
between each node pair (BNn , CNm ) corresponding to
Hmn D 1 in the parity check matrix H. This algorithm
is also scalable for future GPUs with more cores. In the
decoding process, each block contains 256 lightweight
threads. In this algorithm, the data required for the
GPU computation is copied from the host memory to
the GPU’s global memory so that all threads can access
the data in the global memory. Each lightweight thread,
corresponding to an edge in the Tanner graph, does not
require complex processing in MSA, so the data is not
moved from global memory to the fast shared memory
or registers, which means the small shared memory
will not limit the processing of different matrices with
different sizes. When processing different kernels, each
thread just reads data from the GPU’s global memory
and directly writes the result data (Rmn and Qmn ) back
to the global memory. Different lightweight threads
write different data and each lightweight thread does
not need read other lightweight thread results. At the
end of the algorithm, the data is copied from the GPU’s
global memory back to the host memory.

4

Tests

This section describes test results for the parallel
MSA for decoding LDPC codes on multiple cores
and GPUs. The speedups and throughputs of these
Table 1
Platform

parallel strategies are then evaluated. The algorithms
are implemented in the C language with a series of
tests performed on three different parallel processing
platforms.
The test setups are described in Table 1. The first
platform is a PC platform with two Intel Core i7
920 2.67 GHz CPUs. Each of these CPUs contains
four cores, which means this PC contains eight cores.
This PC also has an NVIDIA GTX 295. The CUDA
experiments are performed on this GPU. The second
platform is a PC with an Intel Core2 Quad 2.93 GHz
CPU which contains four cores. The last platform is a
PC with an Intel Core2 Duo 3.0 GHz CPU. The first
platform should have the best performance.
Six irregular LDPC codes were used to test the
parallel strategies. The parity-check matrices H of these
codes are characterized in Table 2. Matrices C, D, and E
are specific codes used in practical industry applications
(the Chinese DTMB). Only matrix A is not a QC-LDPC
code. The square blocks of matrices C, D, and E have
the same size of 127  127. Matrices B and F have the
same square block size of 128  128.
4.1

Results on multicore platforms using OpenMP

The decoding rates on x86 multicore platforms using
OpenMP are shown in Table 3, including both the
serial and parallel decoding times (ms), speedups, and
throughputs (Mbit/s). The speedups and throughputs
are shown only for 30 iterations in Table 3. The x86
multicore platforms were programmed using OpenMP
directives and compiled with Microsoft Visual Studio
2005.

Experimental setup.

Number of cores Clock speed (GHz) Memory (GB)

Platform 1 (CPU) Intel Core i7 920
Platform 1 (GPU) NVIDIA GTX 295
Platform 2 (CPU) Intel Core2 Quad
Platform 3 (CPU) Intel Core2 Duo

8
480
4
2
Table 2
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2.67
1.242 (p/SP)
2.93
3.0

8
1.75
4
4

Language

OS

C + OpenMP
C + CUDA
C + OpenMP
C + OpenMP

Windows XP SP2
Windows XP SP2
Windows XP SP2
Windows XP SP2

LDPC codes for the tests.

Matrix

Rate

Size (M  N )

Edges

Block size

Rows weights

Columns weights

A
B
C
D
E
F

0.5
0.5
0.4
0.6
0.8
0.5

128  256
1280  2560
4445  7493
2921  7493
1397  7493
12 800  25 600

664
6784
34 925
37 592
37 338
67 840

—
128  128
127  127
127  127
127  127
128  128

5, 6
5, 6
7, 8
12, 13
26, 27
5, 6

2, 3, 6
2, 3, 6
3, 4, 11
3, 4, 7, 16
3, 4, 11
2, 3, 6
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Table 3

Decoding performance on x86 multicore platforms using OpenMP.
Serial time (ms)
20
30
iterations iterations

Parallel time (ms)
10
20
30
iterations iterations iterations

Throughput for
30 iterations
(Mbit/s)

2.34
4.68
18.54
18.63
18.59
29.15

0.53
2.80
3.99
3.48
3.91
4.51

0.11
0.55
0.40
0.40
0.40
0.88

1.14
12.21
68.43
62.51
65.38
124.08

2.70
8.76
36.96
39.42
37.99
52.51

0.42
1.39
1.85
1.59
1.72
2.36

0.09
0.29
0.20
0.19
0.20
0.49

1.17
12.83
71.41
66.36
68.60
130.61

1.59
7.55
43.82
40.83
40.45
84.92

0.74
1.70
1.63
1.63
1.70
1.54

0.16
0.34
0.17
0.18
0.19
0.30

10
iterations

Platform 1

A
B
C
D
E
F

0.41
4.36
24.62
22.93
24.19
43.74

0.78
1.56
6.19
6.39
6.21
9.76

0.83
8.73
49.33
43.91
48.46
87.55

1.56
3.12
12.35
12.53
12.37
19.51

1.24
13.09
74.04
64.79
72.67
131.34

Platform 2

A
B
C
D
E
F

0.38
4.06
22.77
21.79
21.79
41.37

0.90
2.94
12.44
13.70
12.84
18.07

0.76
8.13
45.67
42.27
43.59
82.69

1.80
5.86
24.74
26.60
25.43
35.33

Platform 3

A
B
C
D
E
F

0.40
4.24
23.80
23.21
22.83
43.60

0.52
2.50
14.76
14.09
13.46
28.08

0.78
8.56
47.68
44.92
45.76
86.82

1.05
5.03
29.45
27.56
26.90
56.60

4.2

Results on GPUs using CUDA

The CUDA tests were also performed on Platform
1. NVIDIA Geforce GTX 295 was used to test the
parallel strategies. This GPU has 480 1242-MHz stream
processors and was programmed using the CUDA
programming interface (version 2.2). Table 4 shows
the CUDA test results, including both the CPU and
GPU decoding times (ms) for different iterations, the
speedups for 30 iterations, and the throughputs (Mbit/s)
for different iterations.

5

Speedup for
30 iterations
(Mbit/s)

Matrix

Comparison

Figure 7 compares the speedups and throughputs of
the parallel MSA LDPC decoding using OpenMP.
Among these three platforms, Platform 1 gave the
Table 4
Matrix

10
iterations

A
B
C
D
E
F

0.41
4.36
24.66
22.93
24.19
43.74

CPU time (s)
20
30
iterations iterations
0.83
8.73
49.38
43.91
48.46
87.55

1.24
13.09
74.16
64.79
72.67
131.34

best performance, because it has the most cores.
The results show that with this parallel approach,
the number of cores is increased and the speedup
increases. The speedup was approximately 1.65 with
two cores approximately 4.0 with eight cores. However,
the general-purpose x86 multicore platforms are
not suitable to implement LDPC decoders because
the throughputs achieved are still far from those
requested by real-time applications. In addition, it is
interesting that the parallel decoding results of matrix A
demonstrate worse performance than the serial results
on all of the three platforms. An important reason
is that this matrix is very small and doesn’t have so
many edges, so the computation of each thread is not
complex, but the thread creation and synchronization

GPU decoding performance using CUDA.
10
iterations
0.24
0.24
0.25
0.25
0.25
0.26

GPU time (s)
20
30
iterations iterations
0.48
0.48
0.49
0.49
0.49
0.50

0.72
0.72
0.73
0.73
0.73
0.74

Speedup for
30 iterations
(Mbit/s)
1.72
18.18
101.59
88.75
99.55
177.49

Throughout (Mbit/s)
10
20
30
iterations iterations iterations
1.07
10.67
29.97
29.97
29.97
98.46

0.53
5.33
15.29
15.29
15.29
51.20

0.36
3.56
10.26
10.26
10.26
34.59
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require too much time with OpenMP. It can also be
noted that the throughput of matrix B is higher than the
throughputs of matrices C, D, and E, because matrix
B has less edges than these three matrices and requires
much less decoding time.
Figure 8 shows the test results on the GPU using
CUDA with the parallel approach on the GPU giving
a large speedup. The three different results are the
decoding time for 30 iterations, including decoding
LDPC serial on Platform 1’s CPU and parallel decoding
on the GPU (Fig. 8a). Since the decoding time on
the GPU is very short, the Y axis was logarithmic
coordinate. Figure 8b represents the speedups for
30 iterations. Matrices C, D, and E have similar
speedups because these matrices have similar numbers
of edges. The highest speedup is approximately 180 for
matrix F with 67 840 edges. The speedups increase
as the number of edges increases. A thread-per-edge
approach is used and each thread does not require
complex processing with the MSA method so the
parallel decoding performance on the GPU with tens of
thousands of threads is reasonably good.
Figure 8c shows the throughputs for various number

Fig. 8

of iterations. Matrix F gives the highest throughput
because it has the largest size. Matrices C, D, and
E are used in the Chinese DTMB. In the real-time
applications of Chinese DTMB, the throughput should
be at least 11.98 Mbit/s and the average number of
iterations is usually between 15 and 20. Then results
show that the throughputs for these three matrices are
approximately 15.29 Mbit/s for 20 iterations, which
means that the throughputs are able to meet the realtime precossing requirements. Therefore, GPU-based
LDPC decoders can be used to implements software
LDPC decoders.
Comparing Figs. 7 and 8 shows the CUDA on the
GPU has better speedup and throughput than OpenMP
on multicore CPUs, but it is more sensitive to the
matrix size. Generally speaking, although multicore
methods give huge improvements, the GPU-based
parallel approach is a more efficient way of providing
intensive decoding of LDPC codes.

6

Conclusions

This paper compares two strategies to parallelize MSA
LDPC decoding on multicore architectures. Tests show

CUDA results.
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that the LDPC decoder can be implemented on generalpurpose multi-processor or multicore PC platforms
using the MSA on multicore platforms with OpenMP
or on a GPU using CUDA. Tests demonstrate that the
decoding algorithm on multicore platforms reduces run
times with the GPU giving the best performance.
Although the decoding performance on x86
multicore platforms using OpenMP improves with
more cores, the LDPC decoders still can not be
implemented on general-purpose x86 multicore
platforms in software in actual applications because the
throughputs are far too slow for real-time applications.
In constrast, the decoding performance on the GPU
using CUDA is quite good which shows that the
GPU-based parallel approach is an efficient method
for decoding of LDPC codes which can replace the
hardware decoding methods such as VLSI.
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